Convolutional Neural Networks (CNNs) have gained significant traction in the field of machine learning, particularly due to their high accuracy in visual recognition. Recent works have pushed the performance of GPU implementations of CNNs showing significant improvements in their classification and training times. With these improvements, many frameworks have become available for implementing CNNs on both CPUs and GPUs, with no support for FPGA implementations. In this work we present a modified version of the popular CNN framework Caffe, with FPGA support. This allows for classification using CNN models and specialized FPGA implementations with the flexibility of reprogramming the device when necessary, seamless memory transactions between host and device, simpleto-use test benches, and the ability to create pipelined layer implementations. To validate the framework, we use the Xilinx SDAccel environment to implement an FPGA-based Winograd convolution engine and show that it can be used alongside other layers running on a host processor to run several popular CNNs (AlexNet, GoogleNet, VGG A, Overfeat) . The results show that our framework achieves 50 GFLOPS across 3×3 convolutions in the benchmarks. This is achieved within a practical framework, which will aid in future development of FPGA-based CNNs.
I. INTRODUCTION
Convolutional Neural Networks (CNNs) are highly accurate deep learning networks inspired by the mammalian visual cortex. A number of works have explored the implementation of CNNs on FPGAs [1] - [3] to take advantage of their low-power, customizable and programmable fabric. While FPGAs show promise in efficiently computing CNNs, they lack framework support, making FPGAs inaccessible to deep learning scientists. CNN frameworks allow the programmer to launch any model, and contain comprehensive tests for both layer-wise and system execution on CPUs and GPUs [4] . In contrast, to implement a CNN on an FPGA each model has to be manually designed, tested for correctness, and optimized for performance; essentially rebuilding from scratch, rather than taking advantage of existing work.
CNNs are very computationally intensive with most of the computation in the convolution layers. This large computational complexity motivates efforts to reduce the number of required operations. To reduce the number of operations, the Winograd minimal filtering algorithm can be used to take advantage of the overlapping computations between adjacent convolution windows [5] , [6] .
Considering the lack of FPGA framework support and the computational complexity of convolution layers, this paper makes the following contributions: • We present an adaptation of the Caffe CNN framework with support for Xilinx SDAccel [7] , which allows CNN classification to be launched on CPU-FPGA systems.
• We implement the Winograd convolution algorithm targeting 3 × 3 convolution layers with unity stride. Results show that the architecture achieves 50 GFLOPS across the 3×3 convolution layers of a CNN benchmark suite, using 83.2% of the available SDAccel resources in a Xilinx Virtex 7 (XC7VX690T). • Finally, the software and hardware implementation details have been made open-source and can be found at https://github.com/dicecco1/fpga_caffe. This work is organized as follows: Section II provides background information on CNNs and Xilinx SDAccel. Section III discusses the Winograd convolution algorithm and FPGA implementation. Section IV details the features included in the FPGA Caffe framework and Section V shows the area utilization and performance results of the Winograd convolution engine. Section VI reviews related work and compares this work to other recent FPGA implementations. Finally, Section VII concludes the paper.
II. BACKGROUND
The following subsections detail the necessary background information regarding CNNs and the Xilinx SDAccel OpenCL development environment.
A. Convolutional Neural Networks
CNNs are a popular type of supervised machine learning algorithm. Similar to other machine learning algorithms, CNNs can be trained using back propagation to learn complex representations useful for many applications. CNNs are commonly used for performing object recognition in pixelbased input. A popular CNN model such as AlexNet [8] can be used to classify up to 1000 different objects in images with high accuracy.
B. Parallelism Strategies
Given the large computational requirements and inherent parallelism of neural networks, these architectures are ideal for hardware accelerators. Popular parallelism strategies can be reduced to three main categories. Data Parallelism -splitting the data across different execution threads, but using the same model. Fine-grained data parallelism can be applied using operations applied concurrently to all pixels, while coarse-grained data parallelism can be applied by processing "mini-batches" of hundreds or thousand of images. Model parallelism -splitting the model across different execution threads, but using the same data. This strategy offers several advantages, such as being able to accommodate large neural network sizes by splitting the weights across 978-1-5090-5602-6/16/$31.00 ©2016 IEEE Pipeline Parallelism -operating different dependent steps of computation concurrently on different threads, so that output from one step is streamed as input to the next, while execution of steps is overlapping. The feed-forward computation of CNNs is well suited for pipeline parallelism, so hardware that can exploit deep pipeline parallelism (e.g. FPGAs) can offer an advantage.
C. SDAccel OpenCL FPGA Programming Model
The SDAccel OpenCL environment for FPGAs involves host and kernel code. The host code is used for programming the FPGA, passing data between the host's memory and the FPGA's global memory, and launching compute kernels on the FPGA. The FPGA is segmented into two regions, the programmable region and the static region. The programmable region contains the kernel, which is the computation to be accelerated. The static region is programmed upon power-up and it contains the interfaces to global memory and PCIe. The synthesized kernel can contain one or more compute units (CUs), where a CU is the hardware unit responsible for the required computation. One approach to increasing parallelism in the host code is to instantiate multiple CUs as shown in Fig. 1 , with each CU handling a portion of the problem [7] .
III. FPGA WINOGRAD CONVOLUTION
Winograd convolution exploits the Winograd minimal filtering algorithm to implement convolution using less floating point operations [5] , [6] . This is achieved through a set of transformations on the input data and weights to reduce the convolution to a dot product. The Winograd convolution algorithm output is referred to as F (m × m, r × r ), where m × m is the output tile size, while r × r is the filter size. For 3 × 3 convolutions, F (2 × 2, 3 × 3) has been shown to provide significant reduction in floating point operations [6] . Therefore, in this work we focus primarily on implementing F (2×2, 3×3) due to its potential for reduced DSP utilization and smaller tile sizes that allows for more replication of transformations and dot products. Given that each input tile overlaps every two rows and every two columns with its neighbor, additional resource savings can be achieved by precomputing all of the column-wise PTs. This reduces the number of PTs required for the columnwise instances from four to two per tile, which reduces the number of floating point additions to 24 from 32 per input tile transformation (with potentially one additional set of column transformations for the edge of each row).
Where I n,m is the input of the partial transform at (n, m); O n,m is the output of the partial transform at (n, m).
We exploit this change in tile size in the input stage of our architecture by first burst reading the input frames from off-chip SDRAM memory to on-chip BRAMs and then computing the PTs of each column of the 4 × 2 tiles. The BRAMs are organized such that four tiles can be accessed per cycle, allowing for eight PTs to be applied per cycle to reduce preprocessing overhead.
Following the input stage, each 4×2 tile and its neighbor are fed into a pipelined processing element. The processing element completes the remaining set of PTs, performs the dot product between the input and the weights, computes the output transform, and accumulates the result within a buffer. This process is repeated with different weights per output feature map until all of the output feature maps have been computed. To reduce the cycles required per output feature map, the processing element is replicated four times. Once the output feature map buffer is full, the output is transferred back into the off-chip DDR memory. To further improve performance, the CU has been instantiated twice. Each CU handles a separate image to exploit coarse-grained data parallelism, resulting in double the throughput for batch sizes that are multiples of two.
IV. FPGA CAFFE FRAMEWORK
The Caffe framework [4] is used to describe CNNs based on predefined layer implementations with CPU and GPU backends. In this section we describe our approach to augmenting the Caffe framework to enable CNN classification using FPGAs and Xilinx SDAccel.
A. OpenCL Brew
In Caffe, a Brew is referred to as a mode of operation that determines the target architecture on which CNN classification or training is executed. This work extends the Caffe framework to include the OCL (OpenCL) Brew, which provides support for Xilinx FPGA-based CNNs. The user can choose between the different Brews by building the framework using the corresponding Makefile flags and changing the Brew to OCL. Fig. 3 shows an overview of the augmented system with the OCL Brew, where inputs and outputs are the same as in the CPU and GPU Brews, but the underlying hardware of the system is comprised of the CPU for host code and the FPGA for layer computations.
B. OpenCL Memory Management and Synchronization
Data in Caffe is represented as a flattened array, with allocation, resizing, and synchronization between CPU and GPU resources abstracted from its usage [4] . Support for memory synchronization between the host and the FPGA in the FPGA Caffe framework builds on the memory synchronization features used for GPUs. To accomplish similar functionality, OpenCL APIs are used with an additional object corresponding to the FPGA device memory. When data is passed from the host to the FPGA, the state of the memory changes to HEAD_AT_OCL from HEAD_AT_CPU such that on subsequent accesses it will either stay in the device memory or be transferred back to host memory. When the data is synchronized between the host CPU and the FPGA, the state of the memory will change to SYNCED.
C. FPGA Testbenches
Testing a layer in FPGA Caffe can be accomplished in two ways depending on the stage of development. Layers can be tested using individual test cases through the test cases provided in Caffe. A test case in Caffe can be used to test an FPGA implementation by changing the Brew to OCL and modifying parameters to suit the layer. Alternatively, the FPGA implementations can be tested through the use of standalone host code by invoking only the host code required to launch the kernel. In either case, a layer can be tested using a hardware or software emulation based implementation created with Xilinx SDAccel.
D. FPGA Layers
To accommodate the differing compute and programming models of FPGAs compared to CPUs and GPUs, FPGA specific layers are required in the FPGA Caffe framework.
XCLProgram Layer -Programming an FPGA has significant overhead (100-400 ms) compared to a GPU (0.001-0.005 ms). This programming overhead conflates the measured execution time for a layer in the Caffe benchmarking functionality. To overcome this, the XCLProgram layer can be used as a method for giving the user greater control over how the FPGA is programmed, as well as the ability to separately benchmark the execution time of each layer and programming overhead.
Pipeline Layers -In the GPU-based approach native to Caffe, before each layer is executed the GPU is programmed and memory is synchronized. In FPGA Caffe this is a bottleneck due to the overhead of programming FPGAs and the inability to exploit pipeline parallelism between kernels. To address these issues, pipeline layers can be used by packaging multiple kernels into one binary, with kernelkernel communication occurring through local memory structures on the FPGA. Pipeline layers reduce the number of times the FPGA is programmed, and eliminate the need to synchronize memory with the host between layers. Most importantly, pipeline layers allow pipeline parallelism strategies across layers, increasing throughput by allowing multiple layers to execute concurrently. While pipeline layers violate some modularity assumptions of Caffe, we argue that this is practical given that combinations of layers are predictable in practice (e.g. convolution, ReLU, pooling).
V. RESULTS
This section shows the results gathered from the Winograd convolution engine running within FPGA Caffe. The platform we use includes an Alpha-Data ADM-PCIE-7V3 card with a Xilinx Virtex 7 XC7VX690T running at 200 MHz and an Intel Xeon CPU E5-2620 running at 2.0 GHz for the host code. The Xilinx Virtex 7 is contained within a server that has been virtualized to support virtual machines (VM) and is connected through PCIe. The VM in use has 8GB RAM and four cores. An Intel i7-4770k running at 3.5 GHz was used for CPU comparison and an nVidia Quadro K620 for GPU comparisons. The Xilinx SDAccel version number is 2015.1.3, CUDA version number is 7.5, cuDNN version number is 4.0 [9] and the CPU host code uses OpenBLAS [10] with eight threads enabled. The CPU, GPU, and FPGA implementations use 32 bit floating point.
A. Winograd Resource Utilization
The resource utilization post place and route is shown in Table I . The LUT utilization is highest at 83.2% of the SDAccel region's available LUTs. The utilization accounts for additional resources required to integrate into the SDAccel framework, which drives the significant LUT utilization in comparison to other resources and makes it impossible to place more than two CUs. 
B. FPGA Caffe Benchmark Results
To evaluate the Winograd convolution engine within the FPGA Caffe framework, a set of benchmark CNNs is required to view its performance across varying workloads (number of output feature maps and output sizes). The benchmark suite that we use is adopted from the Soumith Chintala convnet-benchmarks [11] , which is composed of previous ImageNet winners. Table II shows the performance of the system in comparison to both CPU and GPU implementations of the 3 × 3 convolution layers of each CNN. To calculate the GFLOPS of the Winograd convolution engine, the number of floating-point operations is taken to be the same as direct convolution, which is considered to be the effective GFLOPS [6] . Comparing the geometric averages in Table II , the Winograd convolution engine performs 2.1 times slower than the CPU and 9.4 times slower than the GPU. VI. RELATED WORK An independent effort is underway to add OpenCL support to Caffe [15] , though this support is meant primarily for exposing more GPUs to Caffe rather than FPGAs. The work in [15] provides functionality to support AMD devices and some features similar to those explored in this work through OpenCL. However, our work is differentiated in that the OpenCL implementations are abstracted away from being GPUs through a separate Brew for OpenCL to allow for implementations across many architectures. Additionally, given the non-standard development model in FPGA OpenCL tools, frameworks that support standard OpenCL will not work with FPGAs without significant framework modification. This is the case because the FPGA OpenCL tools require offline compilation of kernels and vendorspecific attributes to achieve suitable performance. Table III shows the performance of our work compared to several FPGA works. The highest performing implementation is the work of Qiu [3] , which is enabled by their use of fixed point representations. The work of Zhang [1] is 1.2fold higher performance while using 32 bit float, though as expected our DSP utilization is significantly lower while achieving comparable throughput. While the throughput of this work is lower, it does not require precision analysis and it does not need to be resynthesized for new work loads as is the case in all other prior works.
VII. CONCLUSION
In this work we presented a framework for implementing CNNs using FPGAs based on Caffe. The framework allows for transparent support for individual FPGA implementations of layers for testing and verification. This framework 
